In this paper 
Introduction
The design effort and the time to market for an IC can be significantly reduced when pre-designed (either inhouse or provided as third-party Intellectual Property -IP-) blocks are used. For this reason, the use of pre-designed blocks is being increasingly used for designing new complex ICs. Like all other semiconductor devices, the chips being designed using pre-designed blocks must be well tested in production to become a viable product. Testing such predesigned block based ICs is difficult due to the problem of justifying test sequences at the inputs of a block embedded deep in the IC and propagating test responses from the block outputs to the primary outputs of the IC. The problem is even more serious in the case of IP blocks, because they are considered as black boxes. Several techniques have been proposed to address this issue [1] , test grid [2] , boundary scan around each IP block [3] , partial isolation rings [4] , BIST techniques [5] and multiplexing to make the inputs and outputs of each IP block accessible at the primary ports of the IC [6] . The last may be difficult when there are more IP block inputs/outputs than chip pins or when routing is complex. However there are many cases that this method can be applied easily. For example, the circuit of Figure 1 is commonly found in Digital Signal Processors (DSPs). Consider that the shifter (multiplexer based) and the ALU are pre-designed by the same company and the multiplier is an IP block. Figure 2 presents the same circuit after the addition of the suitable multiplexers. We note that the 2:1 multiplexer at the outputs of the shifter and the multiplier in Figure 1 has been replaced by 3:1 multiplexer and a new 2:1 multiplexer has been added at the output of the ALU so that the inputs and the outputs of each block to be directly accessible by the data bus lines. The hardware overhead due to the multiplexer insertion is obviously negligible.
Increasing performance requirements of VLSI circuits makes it difficult to design them with large timing margins. Thus imprecise delay modelling, the statistical variations of the parameters during the manufacturing process as well as physical defects in the integrated circuits can sometimes degrade circuit performance without altering its logic functionality. These faults are called delay faults. There are two popular delay fault models. One is the gate delay fault model where delays violating specifications are assumed to be due to a single gate delay [7, 8] . The other is the path delay fault model where a path is declared faulty if it fails to propagate a transition from the path input to the path output within a specified time interval [9] . The latter model is deemed to be more general since it captures the cumulative effect of small delay variations in gates along a path as well as the faults caused by a single gate. A physical path of a circuit is an alternating sequence of gates and lines leading from a primary input to a primary output of the circuit. The number of physical paths in a contemporary circuit is prohibitively large in order for all the paths to be tested for path delay faults. To this end to reduce the paths that must be tested for path delay faults various path selection methods have been proposed (for example [10 -13] ) although none of them has been proven to be satisfactory for the general case.
In this paper we show that using the method of multiplexing, the path delay fault testing of an IC is reduced to the path delay fault testing of each of the blocks that constitute it. We also show that the cardinality of the test set of the IC is approximately equal to the sum of the cardinalities of the test sets of the blocks that constitute the IC. Considering that a compound circuit may have exponentially more physical paths than the sum of the physical paths of each subcircuit, this means that we achieve a significant reduction of the paths that must be tested. Another contribution of the paper is that the logical design of the blocks is not required. It is sufficient to only know the test set of each block for path delay faults, which is an information provided by the IP block vendor. Therefore, ICs with embedded IP Blocks can be tested for path delay faults.
Path Delay Fault Testing Method
The main idea behind our method is very simple. In the sequel we will exemplify the idea using a trivial circuit, that of Figure 3 . If we consider the blocks Q 0 and Q 1 as stand-alone, then they have 6 and 15 physical paths respectively, that are all robustly testable [14] . Considering on the other hand blocks Q 0 and Q 1 as one circuit Q, the number of physical paths is equal to 36, that is significantly more than the sum of the physical paths of the blocks Q 0 and Q 1 .
Inserting multiplexers in the circuit of Figure 3 and connecting the embedded inputs and outputs of each subcircuit to those primary inputs and outputs that are not used by the subcircuit under test we get the circuit of Table I . We have to note that the multiplexers MUX 0 and MUX 1 do not increase the number of paths, that is, if the outputs of Q 0 were connected directly to the inputs of Q 1 and all outputs of Q 1 were primary outputs, the total number of paths would be the same.
Assuming that all paths of the circuit of Figure 4 must be tested for path delay faults (a path selection method is not used) we conclude that the propagation delay along any one path of Table I must be measured. Tables II and III respectively list the physical paths that go only through Q 0 (C 0 = 0, C 1 = 1) or Q 1 (C 0 = 1, C 1 = 0). The testing of the circuit of Figure 4 for path delay faults, that is, the Table I . Physical Paths of the circuit of Figure 4 for Table I is reduced to the measurement of the  propagation delays along the paths of Tables II (path delay  fault The propagation delay along each physical path of Table I can be calculated as a function of the propagation delays along a path of Table II, a path of Table III and one of the paths P' or P''. For example the propagation delay of a 0->1 or 1->0 transition along the paths P 9 and P 19 can be calculated as :
The propagation delay along any other physical path of Table I can be calculated in the same way. The propagation delay along the paths with inputs C 0 and C 1 have not been considered because during normal operation of the circuit C 0 = C 1 = 0. During test mode the inputs C 0 and C 1 change values only three times so we can wait enough time before applying the test sets. In this trivial circuit of Figure 4 the number of physical paths along which the propagation delay must be measured is equal to 6 + 15 + 2 = 23 while the number of all physical paths is 36. In realistic circuits consisting of two or more blocks the physical paths of the circuit may be several Table II B-6-8-G-9-10-12-14-R-17-O 2 P 1, 6 B-6-8-G-9-11-12-13-N-16-O 1 P 1, 7 B-6-8-G-9-11-12-13-R-17-O 2 P 1, 8 B-6-8-G-9-11-12-14-R-17-O 2 P 1,9
K-11-12-13-N-16-O 1 P 1,10 K-11-12-13-R-17-O 2 P 1,11 K-11-12-14-R-17-O 2 P 1,12 L-13-N-16-O 1 P 1,13 L-13-R-17-O 2 P 1,14 M-14-R-17-O 2 Figure 5 . orders of magnitude larger than the sum of the physical paths of each block. Furthermore, a circuit Q consisting of blocks that stand-alone are robustly testable, may not be robustly testable [14] . Ignoring the problem that stems from the possible extremely large number of physical paths of Q, the fact that is not robustly testable increases the difficulty of testing it for path delay faults. Following our method each block is tested as a robustly testable block and the delays along the physical paths of Q are calculated. From the above we conclude that our method reduces impressively the path delay fault testing effort.
Application to ICs with embedded IP blocks
In the sequel we will consider that blocks Q 0 and Q 1 are IP blocks ( Figure 5 ). Therefore the vendors of Q 0 and Q 1 have provided us with their test sets for path delay fault testing but not with their designs. We do not know if the vendors, based on a path selection method, have considered that the propagation delay along a subset of all the physical paths or all the physical paths of the circuit must be measured. Assume that the vendors have provided us with the test sets in the form presented in Tables IV and  V. Consider the first row of Table IV where A=T, B=1, C=0 and D=E=T. This is a compact way to denote that three test vectors ABC = 010, 110 and 010 must be applied to Q 0 and the correct responses are DE = 00, 11 and 00. Consider a row of Table IV or V. For each pair of an input I and an output O with value T we define a virtual path VP(I, O). For example the first row of Table IV defines two virtual paths, VP 0,1 (A, D) and VP 0,2 (A, E) while the third line defines only one VP 0,5 (B,E). The virtual paths for an IP block represent what the physical paths represent in a block with known logic design. Path delay fault testing of Q 0 and Q 1 requires the measurement of the propagation delay along the 6 and 15 virtual paths respectively given in Tables IV and V. Multiplexer MUX 0 connects a specific output Y i of Q 0 to specific input Z i of Q 1 where i∈ [1, n] and n is the number of outputs of Q 0 that drive inputs of Q 1 . Path delay fault testing of the circuit of Figure 5 T1001  T1010  1T001  1T010  0T101  0T110  110T0  1100T  01T01 
Conclusions

